Design of High Frequency Cmos Fractional-n Frequency Divider

نویسنده

  • Totok Mujiono
چکیده

This paper discussed the circuit level design and simulation of fractional-N frequency divider, a circuit block used mainly in frequency synthesizer. The design was done in schematic level. A low power 0.5 micron CMOS technology called CMOSIS5 used for modeling the circuit devices. The frequency divider was design for 900 MHz GSM standard mobile communication application. For the simulation, circuit level simulator SPICE was used. The circuit was run under 1 GHz input frequency. Simulation results show that the circuit was running well in this frequency input.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 0.18μm CMOS Based Programmable Integer-Fractional Combined Frequency Divider for Frequency Synthesizer of Multi-Standard Wireless Systems

This paper first presents the architecture of a frequency synthesizer which can support multistandard wireless systems of GPS, Galileo, and WCDMA standards. Then, a programmable integer/fractional combined frequency divider (CFD), which is the key building block of the proposed frequency synthesizer, is designed and implemented by using 0.18μm RF CMOS process. The CFD mainly consists of an inte...

متن کامل

A Low Voltage Delta-Sigma Fractional Frequency Divider for Multi-band WSN Frequency Synthesizers

A 1 V low voltage delta-sigma fractional-N frequency divider for multi-band (780/868/915 MHz and 2.4 GHz) WSN frequency synthesizers is presented. The frequency divider consists of a dual-modulus prescaler, a pulse-swallow counter and a delta-sigma modulator. The high-speed and low-voltage phase-switching dualmodulus prescaler is used in the frequency divider. Low threshold voltage transistors ...

متن کامل

A 28-36 GHz Optimized CMOS Distributed Doherty Power Amplifier with A New Wideband Power Divider Structure

Background and Objectives: In this paper, a new design strategy was proposed in order to enhance bandwidth and efficiency of power amplifier. Methods: To realize the introduced design strategy, a power amplifier was designed using TSMC CMOS 0.18um technology for operating in the Ka band, i.e. the frequency range of 26.5-40GHz. To design the power amplifier, first a power divider (PD) with a ver...

متن کامل

ISSCC 2007 / SESSION 17 / ANALOG TECHNIQUES AND PLLs / 17 . 2 17 . 2 A 0 . 65 V 2 . 5 GHz Fractional - N Frequency

For extremely-scaled CMOS technologies, supply voltages well below 1V will be required to maintain reliability [1]. Analog and RF design with standard devices then becomes very challenging because of the significant reduction in both the available signal swing and the available overdrive for biasing. We present ultralow-voltage design techniques that maintain all node voltages between the suppl...

متن کامل

A 3.2-GHz Down-Spread Spectrum Clock Generator Using a Nested Fractional Topology

A high-speed triangular-modulated spread-spectrum clock generator using a fractional phase-locked loop is presented. The fractional division is implemented by a nested fractional topology, which is constructed from a dual-modulus divide-by-(N–1/16)/N divider to divide the VCO outputs as a first division period and a fractional control circuit to establish a second division period to cause the o...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009